I. INTRODUCTION
Recent times have seen some significant efforts to develop implantable electronic medical devices for biomedical applications. Some of which include devices like endoscopic capsule, artificial heart, artificial retinal prosthesis, and implantable ECG recorder. Traditionally, these devices are powered by implantable batteries which require low voltage supply for proper operation. However, with the limited energy budget of implantable batteries, the system performance becomes limited in terms of operating time, resolution, noise and so on.
Operational transconductance amplifier (OTA) is an important building block in integrated continuous-time filters. As the device sizes scale down, conventional saturation based OTAs face design challenges in terms of linearity and output impedance. OTA design techniques such as non-linearity cancelation [1] and adaptive biasing techniques [2] are commonly used to improve the linearity performance. However, it suffers from significant second-order harmonics partly from the saturation operation of MOSFETs and partly because of device mismatch due to process variation.
OTAs consisting of subthreshold differential pairs are attractive in biomedical applications because of their low power consumption, a low g m transconductance and a high transconductance efficiency (g m /I D ). Because of Manuscript received March 1, 2014; revised July 14, 2014. these features, it finds suitable use in efficient implementation in low frequency continuous time filters, for example from sub-10 Hz frequency range up to 10 KHz. Continuous-time linear filtering for applications such as bionic ears, is one class of analogue circuits for which subthreshold CMOS design is more challenging. Traditional differential pairs operating in weak inversion offer a linear range of few tens of mV. Several techniques for extending the linear range of differential pairs in weak inversion such as source degeneration via resistor/diodes, attenuation and nonlinear cancelation have been suggested in the literature [3] - [5] . The work reported here focusses on low voltage, low noise OTA design which can be used as a basic amplifier for invasive extracellular neural recording microdevices designed to record neural activities within the cerebral cortex. Fig. 1 illustrates the block diagram of an implantable neural recording microsystem comprising of several recording probes attached to a signal preconditioning module, a neural processing unit which is a part of analog preprocessing block, an A/D converter, and a wireless interfacing module. In this work we propose a very low voltage symmetrical OTA implemented with two differential pairs in parallel asymmetric multi-tanh configuration [6] . The proposed structure utilizes a DC shifting technique which exhibits linearity for a wide common-mode input range. Later on the OTA has been utilized to implement a neural recording preamplifier used in medical diagnostic method like electro-encephalography (EEG) and magnetic resonance imaging (MRI). The detailed noise analysis is also presented for both OTA as well as neural preamplifier followed by simulation performance and comparison with other similar biopotential amplifier designs.
A low voltage, low power operation of MOSFET is achievable by exploiting the subthreshold regime or weak inversion region. Nevertheless, designing CMOS circuits with devices in weak inversion have to compromise on the device shape factor resulting in large gate capacitance, low bandwidth, and high DC leakage [7] , [8] . Moderate inversion offers a compromise of high (g m /I D ) ratio, lower V DS,sat voltage and moderately high bandwidth necessary for power efficient, low voltage design. A relatively simple MOSFET model valid in all regions of operation: weak, moderate, and strong inversion is approximated from the EKV MOS model [9] by
UT = kT /q is the thermal voltage, S=W/L the width to length ratio, κ (= 1/n) is the gate coupling coefficient and represents the coupling of the gate to the surface potential. n is the constant parameter depending on the technology (typically 1.5 near weak inversion), while IS is the subthreshold current-scaling parameter strongly dependent on the temperature. 
where m is the relative W/L ratio of the transistor pairs.
A possible criteria for optimizing the linear range is maximal flatness [1] A composite transistor formed with two series connected n-type or p-type MOS transistor having the same well is an important configuration for subthreshold circuits [10] as depicted in Fig. 2 
Note that the drain-source voltage of saturate transistor is independent of gate-source voltage. Moreover DSa V is not effected by a changing DSb V .
The composite transistor structure is implemented in Fig. 3 where pMOS device pairs
An analogous expression can also be obtained for
The expression for the third order harmonic distortion for the input transistors can be derived by expanding equation (3) through Taylor series:
From above equation 3 HD can be defined as the ratio between coefficients of third order harmonic and the fundamental.
By choosing 4 m  , the maximum input differential signal can be computed for a given 3 HD specification.
Thus the multi-tanh scheme gives better improvement in linearity as compared to a conventional differential amplifier design.
A. AC Model
The AC model of the proposed OTA is represented with equivalent small signal model of all elements along signal path. By taking advantage of the symmetry, the proposed OTA of 
The OTA's dominant pole frequency is found to be
The parasitic capacitances due to the increased number of nodes caused by level shifter arrangement do not deter OTA's dominant pole location and is still decided by the load capacitor L C . As 2 6 6 ()
, the dominant pole frequency can be approximated to 
The input gate-referred thermal noise voltage density is mainly dominated by the self-cascode current mirror devices 7, 8 M and the current drivers 10, 15 M since one or more of these transistors are operating in strong inversion for the same drain current flowing through these devices. The input transistor pair,  is expressed in terms of inversion coefficient factor IC of the EKV model [11] , given by
with symbols having their usual meaning. 
where i =1,2,3,5,7,10. The input referred flicker noise voltage PSD for the OTA is given by equation (11) .
In the given equation fi K is the flicker noise factor and is a process-dependent parameter, f is the operating frequency, and M G is the output transconductance of the OTA given as:
Integrating flicker noise density over the desired bandwidth gives
2 ln
The total input referred noise of the OTA consisting of both thermal and flicker noise power spectral density integrated over the bandwidth defined by 
D. Design of the Proposed Transconductor
The overall circuit of CMFB-OTA gives a core current 
IV. A NEURAL AMPLIFIER USING PROPOSED TRANSCONDUCTOR

A. Design of Neural Amplifier
To measure the validity and feasibility of the proposed OTA topology, a preamplifier using our OTA was designed for neural prosthetic application. Neural signal
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from extra-cellular recording are very weak in amplitude (varying from 10  V to 500  V). As a result amplification is needed before they can be further processed. A neural amplifier is typically implemented either as a double-ended (DCCA) [13] or as a singleended capacitively coupled (SCCA) preamplifier [14] . We have used the latter approach for our preamplifier design as depicted in Fig. 6 . It consists of a closed-loop gain along with a low-frequency pole using a capacitive feedback network and a MOS-bipolar pseudo resistor which is made highly resistive through proper gate voltage biasing. The lower 3-dB cut-off frequency of bandwidth is given by 1 
R
The mid-band gain v A appearing in equation (20) is approximated by the ratio of input capacitance to the capacitance in negative feedback. 
B. Noise Analysis of Neural Amplifier
The noise of the resulting neural amplifier of Fig. 6 can be evaluated using the equivalent noise model as shown in Fig. 7 .
The noise power density of the pseudo-resistor having equivalent resistance of Vf is shaped by low-pass characteristics:
The input noise spectral density of the OTA is calculated as
The pseudo-resistor has thermal noise PSD As was predicted earlier, the linear input range extension by using DC shifting and current cancelation technique, the measured input linear range as shown in Fig. 9 is 157 mV for 3 1% HD  which is sufficient for Journal of Medical and Bioengineering Vol. 4, No. 3, June 2015 neural recording application and can be suited to many other biomedical applications [15] , [16] . The maximum signal swing was observed from 0 to 500 mV while the 
The operating region can be defined with respect to the inversion coefficient; the device operating in weak inversion will have IC  0.1, for device operating in moderate inversion, 0.1 IC  10, while for the devices operating in strong inversion, IC  10. Table I shows device dimensions and operating point of MOS devices in the proposed OTA circuit. 
B. Simulation Results of Neural Amplifier
Simulation results of the input referred noise power spectral density is shown in Fig. 9 mV. The common mode rejection as shown in Fig. 11 was measured and was found to be better than 43 dB. Figure 11 . PSRR response of the neural preamplifier.
The comparative performance of neural recording amplifiers based on fully-integrated design is shown in Table II . The amplifiers taken for comparison in Table II were designed in CMOS with the power consumption per channel in the range of microwatts with no off-chip components. The CMOS design in this work provides the lowest power supply design having comparable power level and the overall gain with very low distortion components.
VI. CONCLUSION
A 0.8 V CMOS biosignal amplifier used in neural recording application was successfully designed and simulated. The single-ended capacitively-coupled neural preamplifier gave an input-referred noise of 24.16  V while consuming 77.1  W of power and having flatband gain of 34.5 dB over a frequency range of 2.9 Hz to 9.2 KHz. The noise performance could further be improved by using pMOS devices as input differential pair and reducing flicker noise current associated with non-input devices. By maintaining proper / mD gI ratios, input MOS devices in the proposed design are operated at the edge of weak and moderate inversion region and noninput devices towards strong inversion region so as to achieve maximum power efficiency and an optimal flicker noise voltage PSD while operating on a limited power supply. A fully differential OTA with commonmode feedback was designed as a basic amplifier for neural pre-amplification. Current cancelation, source degeneration, and DC-shifting techniques were used for linearity improvement of the OTA while self cascode structure was employed at the output stage to further enhance the DC gain. The proposed OTA can suitably be used in low voltage, low frequency, and low THD biomedical OTA-C filter applications.
